|
發(fā)布時間: 2017-5-7 11:47
正文摘要:library ieee; use ieee.std_logic_1164.all; entity adder4 is port(A,B:in std_logic_vector(3 downto 0); S:out std_logic_vector(3 downto 0); Co:out std_logic; Ci:in std_logic); end adder4; archit ... |
| 一起加油，謝謝啊 |
Powered by 單片機教程網(wǎng)
組圖打開中，請稍候......
收藏
頂
踩
